# Time-Domain CMOS Temperature Sensors With Dual Delay-Locked Loops for Microprocessor Thermal Monitoring

Dongwan Ha, Student Member, IEEE, Kyoungho Woo, Scott Meninger, Member, IEEE, Thucydides Xanthopoulos, Member, IEEE, Ethan Crain, and Donhee Ham, Member, IEEE

Abstract—We report on CMOS temperature sensors that work by measuring temperature-dependent delays in CMOS inverters. Two new features distinguish this work from the prior delay-based temperature sensors. First, our sensor operates with simple, low-cost one-point calibration. Second, it uses delay-locked loops (DLLs) to convert inverter delays to digital temperature outputs: the use of DLLs enables low energy (0.24  $\mu$ J/sample) and high bandwidth (5 kilo-samples/s), facilitating fast thermal monitoring. After calibration, measurement errors for 15 chips fabricated in digital CMOS 0.13  $\mu$ m fall within  $-4.0 \sim 4.0$  °C in a temperature range of  $0 \sim 100$  °C, where the temperature chamber used has a control uncertainty of  $\pm 1.1$  °C. Microprocessor thermal profiling can be a potential application.

*Index Terms*—CMOS, delay locked loops (DLLs), microprocessors, temperature sensors, time-to-digital converters (TDCs).

# I. INTRODUCTION

**T** ODAY's microprocessors increasingly exhibit temperature variations across their dice [1]–[7]. To counter the resulting performance deterioration, the thermal profile of a microprocessor can be monitored using integrated temperature sensors distributed across the microprocessor, and local power dissipations can be adaptively adjusted according to the thermal profile [1]–[6].

A well-established and successful paradigm for integrated temperature sensors exploits the temperature dependence of base-emitter voltages of bipolar transistors [8]–[17]. For example, in Fig. 1(a) the difference between base-emitter voltages  $(\Delta V_{BE})$  of two bipolar transistors biased at two different currents  $(I_1, I_2)$  is proportional to temperature. This voltage difference is compared to a temperature-independent bandgap voltage reference  $(V_{REF})$  by an analog-to-digital converter (ADC), and mapped to a digital temperature output.

Digital Object Identifier 10.1109/TVLSI.2011.2161783

More recently there appeared a new type of integrated temperature sensors that exploit the temperature dependence of time delays of CMOS inverters [18]–[21]. A time-to-digital converter (TDC) compares the temperature-dependent delay of an inverter chain to a temperature-independent delay reference (e.g., crystal oscillator) to produce a digital temperature output [see Fig. 1(b)]. The inverter delay, delay reference, and TDC are analogous to the base-emitter voltage, bandgap reference, and ADC of the conventional sensor.

Needing improvements in various aspects, whether the delaybased sensors can be a viable practical option remains to be seen, subject to further study. They can be potentially well suited for microprocessor thermal profiling, as they are more digital and do not need parasitic bipolar transistors. Here we report a CMOS delay-based temperature sensor intended for the microprocessor thermal profiling. It builds up from the original delay-based CMOS temperature sensor work of [18]–[21], with the following two new key features.

- 1) Since the inverter delay varies not only with temperature but also with process variation, the temperature dependence of the delay differs from sensor to sensor. Therefore, each sensor needs calibration according to its process variation. The prior delay-based sensors [18]–[21] measure delays at two known temperature points to calibrate out process variations. By contrast, our sensor operates with simple one-point calibration, which is the first key feature of our work. The one-point calibration may not produce as accurate temperature measurements as the two-point calibration, but is simpler, thus, reduces high-volume production cost. This choice of trade-off is meaningful in the microprocessor application, where high precision is not required but lower calibration cost is desirable. The latter is because temperature sensors play auxiliary, albeit important, roles without taking part in main computing activity. The one-point calibration is enabled by our observation that the inverter delay can be separated into a function of temperature only and a function of process only.
- 2) The prior delay-based temperature sensors [see Fig. 1(b)] [18]–[21] measure inverter delays using a counter-based cyclic TDC and a single temperature-independent delay reference. The second key feature of our work is the architectural modification of Fig. 1(b) by using two delay-locked loops (DLLs). One DLL synthesizes multiple temperature-independent delay references; the other DLL serves as a TDC, and compares temperature-dependent inverter delays to the multiple delay references

Manuscript received January 31, 2011; revised April 28, 2011; accepted June 21, 2011. Date of publication August 12, 2011; date of current version July 05, 2012. This work was supported in part by Cavium Networks. The work of D. Ham was supported in part by the World Class University Program through National Research Foundation of Korea funded by the Ministry of Education, Science, and Technology (R31-2008-000-10100-0).

D. Ha, K. Woo, and D. Ham are with Harvard University, Cambridge, MA 02138 USA (e-mail: donhee@seas.harvard.edu).

S. Meninger, T. Xanthopoulos, and E. Crain are with Cavium Networks, Marlborough, MA, 01752 USA (e-mail: scott.meninger@ caviumnetworks.com).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.



Fig. 1. (a) Conventional temperature sensor using bipolar transistors. (b) Inverter-delay-based temperature sensor.

synthesized by the first DLL. Crystal oscillators required by DLLs are readily available in microprocessor environment. The use of multiple delay references via DLLs leads to a high bandwidth (5 kilo-samples/s) at 7-bit resolution, which can facilitate tracking of fast thermal transients.

This work was partially reported in [25]. This paper is a significant expansion with new substantial experiments with an increased number of sensor chips (5 chips versus 15 chips) and new analyses. Sections II and III describe in details the two new features of our sensor, thus, its operating principles. Section IV presents design implementation. Section V reports measurements of fabricated CMOS sensors to validate the principle, and compares the performance of our sensor to that of the prior delay-based temperature sensors.

Delay-based CMOS temperature sensors are prone to high sensitivity to static supply shift [18]–[21]. Our design here also does not overcome this issue. We explicitly measure and quantify the sensitivity of our sensor to static supply shift to motivate further studies. This is presented in Section VI.

#### II. OPERATING PRINCIPLE (1)—ONE-POINT CALIBRATION

# A. Inverter Delay and Separation of Variables

Separation of the CMOS inverter delay into a function of only temperature and a function of only process parameters is a key to our one-point calibration. Here we establish this separation of variables. Consider a CMOS inverter with equivalent pMOS and nMOS strengths. The propagation delay, *D*, through the CMOS inverter may be expressed as [26]

$$D = \frac{L}{W} \frac{C_L}{C_{\rm ox}} \cdot \frac{1}{\mu} \cdot \frac{\ln\{3 - 4V_{\rm th}/V_{\rm dd}\}}{V_{\rm dd}(1 - V_{\rm th}/V_{\rm dd})}.$$
 (1)

 $C_L$  is the load capacitance and  $V_{dd}$  is the supply. L and W are the gate length and width,  $\mu$  is the mobility,  $C_{ox}$  is the gate oxide capacitance per unit area, and  $V_{th}$  is the threshold voltage, all for the nMOS transistor. We will demonstrate the separation of variables using (1). Although we use short-channel transistors in our design, we chose this expression derived from longchannel transistors for simplicity. As discussed in Section II-C, the essence of our analysis remains valid for short-channel device cases.

In (1),  $\mu$  and  $V_{\rm th}$  are the only temperature-dependent parameters to the first order. For temperatures in excess of 200 K, the temperature dependence of  $\mu$  may be experimentally fitted to [27], [28]

$$\mu(T) \approx \mu(T_0) \left(\frac{T}{T_0}\right)^{\alpha}.$$
 (2)

T is temperature;  $T_0$  and  $\alpha (< 0)^1$  are fitting constants. With increasing T, silicon lattice vibrates more, increasing electron scattering, thus, reducing the mobility, as captured in (2).

 $V_{\rm th}$ 's temperature dependence may be expressed as [29]:

$$V_{\rm th}(T) \approx V_{\rm th}(T_0) + \beta (T - T_0).$$
 (3)

With proportional constant  $\beta$  on the order of mV/K,  $V_{\rm th}$  does not vary with T as much as  $\mu$  does. Moreover, in (1),  $V_{\rm th}$  always appears in the form of  $V_{\rm th}/V_{\rm dd}$  where  $V_{\rm th}$  is a fraction of  $V_{\rm dd}$ . Overall,  $V_{\rm th}$  does not affect the temperature dependence of the inverter delay D as much as  $\mu$ : we estimate that the temperature dependence of D due to  $V_{\rm th}$  is a few percent of that due to  $\mu$ , when T changes from 0 to 100 °C.

Therefore, we may neglect  $V_{\rm th}$ 's temperature dependence and consider only  $\mu$  to account for the temperature dependence of D. Equation (1) then can be rewritten as

$$D(T,P) = \left(\frac{T_0}{T}\right)^{\alpha} \cdot G(P) \tag{4}$$

where G(P) is defined as

$$G(P) \equiv \frac{L}{W} \frac{C_L}{C_{\rm ox}} \cdot \frac{1}{\mu(T_0)} \cdot \frac{\ln\{3 - 4V_{\rm th}/V_{\rm dd}\}}{V_{\rm dd}(1 - V_{\rm th}/V_{\rm dd})}$$
(5)

and P collectively denotes process variations. Eq. (4) emphasizes the separation of the inverter delay into the temperaturedependent function  $(T_0/T)^{\alpha}$  and the temperature-independent function G(P), while the latter is a function of process variations.

Furthermore, the temperature-dependent function  $(T_0/T)^{\alpha}$ , originating from the mobility, exhibits negligible dependence on process variations. The exponent  $\alpha$ , affected by the electron scattering due to impurity sites, varies with doping level [30]: e.g., as the doping level changes by orders of magnitude from  $10^{14}$ /cm<sup>3</sup> to  $10^{17}$ /cm<sup>3</sup>,  $\alpha$  varies only from -2.2 to -1.5. Thus doping level variations typically moderate within a given technology would alter  $\alpha$  only slightly. Consequently  $(T_0/T)^{\alpha}$  in (4) negligibly depends on process variations.

Therefore, we can rewrite (4) into

$$D(T,P) = F(T) \cdot G(P) \tag{6}$$

where

$$F(T) \equiv \left(\frac{T_0}{T}\right)^{\alpha}.$$
(7)

Equation (6) shows the separation of inverter delay into temperature-only-dependent function F(T) and process-only-dependent function G(P). Separation of variables has been obtained.

<sup>&</sup>lt;sup>1</sup>alpha's numerical values, typically  $-2.2 \sim -1.5$ , are discussed shortly.

# B. Principle of One-Point Calibration

Since the inverter delay depends on both temperature and process variation, the effect of the process variation should be calibrated out, in order to extract temperature information from a measured delay. The separation of variables in the inverter delay enables calibration with a delay measurement only at one known temperature (one-point calibration). We first set temperature at  $T = T_c$  (subscript "c" denotes "calibration") and measure the inverter delay  $D(T_c, P)$ 

$$D(T_c, P) = F(T_c) \cdot G(P).$$
(8)

We then measure the delay at an unknown temperature T we seek to find out, yielding D(T, P) of (6). Dividing D(T, P) by  $D(T_c, P)$ , we obtain a *normalized delay* at T

$$D_{\text{norm}}(T) \equiv \frac{D(T,P)}{D(T_c,P)} = \frac{F(T) \cdot G(P)}{F(T_c) \cdot G(P)} = \left(\frac{T_c}{T}\right)^{\alpha}.$$
 (9)

Since the process dependency G(P) has been canceled out, the normalized delay is a function of temperature only. Therefore, the normalized delay is reproducible across different process corners, serving as a faithful temperature representation. This is the foundation of our one-point calibration scheme.

Simulations with 0.13  $\mu$ m CMOS validate our one-point calibration approach. We simulated propagation delays of a delay buffer (two minimum-sized inverters in series, with a fan-out-two load) with varying temperatures and process corners. Fig. 2(a) shows simulated absolute delay versus temperature in various process corners, which corresponds to (6). From these results, we can obtain normalized delay versus temperature in various process corners as shown in Fig. 2(b), which corresponds to (9), where  $T_c = 50$  °C. Although the absolute delay in the slow corner is almost twice that in the fast corner [see Fig. 2(a)], normalized delays remain almost the same across all process corners [see Fig. 2(b)].

Normalized delays in Fig. 2(b) still exhibit non-zero variations across different process corners towards 0 °C and 100 °C. This corresponds to an error of  $\pm 2.8$  °C [see Fig. 2(c)]. This is because the separation of variables, (6), is a first-order approximation. In reality,  $V_{\rm th}$ , and thus, G(P), is a weak function of temperature. Hence, the process dependency is not completely removed in normalized delays, causing the error. This error due to the approximate nature of the separation of variables is the fundamental limit to our sensor accuracy. The one-point calibration comes at the price of somewhat reduced accuracy, which, however, is deemed sufficient for microprocessor thermal profiling [5], [6], [31]–[33]. In addition, the simplicity of the onepoint calibration is a desirable aspect in the microprocessor application, as stated in Section I.

# C. Remarks

Although Section II-A obtained the separation of variables using long-channel transistors, as it is analytically more tractable, the same may be done in principle, albeit complicated, for short-channel transistors. This is because the delay expression for the short-channel case would still have two factors, a temperature-only-dependent mobility factor [F(T) in (6)] and the rest that depends only on the process variations [G(P)] in (6)]. This explains why the one-point calibration simulation with 0.13  $\mu$ m transistors worked in Section II-B.



Fig. 2. (a) Simulated absolute delays across all process corners. (b) Normalized delays obtained from the simulated absolute delays. (c) Simulated errors corresponding to small remaining process-to-process variations in the normalized delays. The errors correspond to deviations of the normalized delays from a master curve, extracted from the normalized delays via least square distance fitting.

Note that the separation of variables is possible because the temperature dependency of the threshold voltage does not strongly affect the temperature dependency of the inverter delay. This, however, may not be true in an aggressively scaled



Fig. 3. DLL-based CMOS temperature sensor.

CMOS technology (e.g., tens of nanometers), in which case our approach might be limited or need a modification.

# III. OPERATING PRINCIPLE (2)—DUAL-DLL-BASED DELAY MEASUREMENT

Implementation of the idea of the foregoing section involves measuring the inverter delay at a known temperature  $T_c$ , and measuring the delay at an unknown temperature T we seek to find out. Dividing the latter by the former yields the normalized delay, a faithful temperature representation to the first order. We execute this protocol using the DLL-based architecture of Fig. 3, which is a build up from the basic delay-based temperature sensor architecture of Fig. 1(b). Although only one DLL is explicit in Fig. 3, it will shortly become clear that it actually involves two DLLs.

The architecture of Fig. 3 contains an open-loop delay line at the top, whose delay varies with temperature and process variations, and a charge-pump DLL at the bottom, which synthesizes delay references independent of temperature and process variations. This reference-DLL (R-DLL) is locked to a crystal oscillator x(t), thus, each delay cell in the R-DLL has a constant delay,  $\Delta_0$ , which remains constant despite temperature and process variations. MUX-1 taps a node in the R-DLL's delay line to produce R-DLL output d(t): if Nth cell's output is tapped, the delay between input x(t) and output d(t) of the R-DLL is given by

$$D_{\rm DLL} = N \cdot \Delta_0. \tag{10}$$

This is our delay reference independent of temperature and process variation. N can be altered to produce different delay reference values.

For the open-loop delay line, if Mth cell's output is tapped by MUX-2, the delay between input x(t) and output c(t) of the open-loop line at temperature T becomes

$$D_{OL}(T,P) = F(T) \cdot M \cdot G(P) \tag{11}$$

where we have multiplied (6) by M. This delay varies with both temperature and process variation.

Now we explain how the architecture of Fig. 3 measures temperature with one-point calibration of Section II.

## A. Calibration Mode

In calibration mode, temperature is set at a known value,  $T_c$ , and the MUX-1 setting, N, is set at a constant,  $N_c$ , to fix the R-DLL's reference delay at  $D_{DLL} = N_c \Delta_0$ . We then increase M (MUX-2 setting) until the open-loop line's delay  $D_{OL}$  equals the fixed reference delay,  $D_{DLL} = N_c \Delta_0$ , at  $M = M_c$ . The comparison of  $D_{OL}$  to  $D_{DLL}$  to find their "lock" at  $M = M_c$ is done via the bang-bang phase detector in Fig. 3. In this sense, the entire architecture of Fig. 3 may be viewed as another DLL, which we call measuring DLL (M-DLL). This perspective and the process of finding  $M = M_c$  are captured in Fig. 4(a). At  $M = M_c$ , we have the following *calibration equation* 

$$F(T_c) \cdot M_c \cdot G(P) = N_c \cdot \Delta_0. \tag{12}$$

Since the right hand side and  $F(T_c)$  are constants,  $M_c \cdot G(P)$  is constant across all process corners: if G(P) is smaller, a larger  $M_c$  is chosen; if G(P) is larger, a smaller  $M_c$  is chosen. It is the constant product  $M_c \cdot G(P)$  obtained in this calibration stage that is used later in the measurement mode to compensate for process variation. This is the end of calibration (which, in practice, would be done in production line). MUX-2 now has a hardwired setting,  $M = M_c$ .

#### B. Measurement Mode

After the one-point calibration at  $T_c$ , the sensor enters a mode where it measures its ambient temperature T. As T is unknown,  $D_{OL}$  of the hardwired open-loop line with  $M = M_c$  is an unknown delay. The M-DLL measures  $D_{OL}$  by varying the reference delay  $D_{DLL}$  of the R-DLL, as in Fig. 4(b): MUX-1 setting N is increased until  $D_{DLL}$  equals  $D_{OL}$  at  $N = N_m$  (subscript "m" denotes "measurement"). At this point, we have the following measurement equation:

$$F(T) \cdot M_c \cdot G(P) = N_m \cdot \Delta_0. \tag{13}$$

 $N_m$  is a function of temperature only, independent of the process variations. This can be seen by eliminating the product  $M_c \cdot G(P)$ , which was fixed at a constant value in the calibration mode, in (13) using (12)

$$N_m = \frac{F(T)}{F(T_c)} \cdot N_c = \left(\frac{T_c}{T}\right)^{\alpha} \cdot N_c.$$
(14)

As can be seen,  $N_m$  is a digital output that accurately (to the first order) represents temperature T, unaffected by the process variation. The effect of the process variation has been removed by the one-point calibration that fixed  $M_c \cdot G(P)$  at a constant



Fig. 4. (a) Calibration mode. When M is small, the rising edge of c(t) leads that of d(t). With increasing M, the former approaches the latter. When the former eventually lags the latter with  $M = M_c$ , the bang-bang phase detector output y(t) changes from one to zero, which is detected by the finite state machine to store  $M_c$ . (b) Measurement mode. The operation is the same as the calibration mode, while N is now increased with  $M = M_c$ .

value. Equation (14) corresponds to the normalized delay of (9). Note that the calibration and measurement operation with Fig. 3 naturally includes the delay normalization: all we need is to read out the digital output  $N_m$  as a process-independent representation of temperature.

# IV. DESIGN AND IMPLEMENTATION

The implemented sensor is schematically shown in Fig. 5, which is a detailed version of Fig. 3. The R-DLL, shown in the lower portion, consists of a voltage-controlled delay line (VCDL), a phase detector, and a charge-pump in a closed loop. The VCDL is an even-numbered cascade of current-starved inverters. The open-loop delay line, at top of Fig. 5, is an even-numbered cascade of CMOS inverters. The R-DLL is locked to a 30 MHz stable clock x(t), which also drives the open-loop delay line. The period  $P_0$  of x(t) is  $P_0 \approx 33.3$  ns.

In the R-DLL (see Fig. 5), the VCDL contains a total of 200 delay buffers. 32 of them (164th  $\sim$  195th) are connected to MUX-1. The input and output phases of a buffer selected by MUX-1 serve as two input phases for the tristate-inverter-based phase interpolator [34], [35] consisting of 16 inverters. One of the two phases from MUX-1 is tapped to the inputs of 8 inverters; the other phase from MUX-1 is tapped to the inputs of the remaining 8 inverters. The 16 inverters are all tied at output. A 16-bit control input (an 8-bit enable signal and its negation)

turns on only 8 inverters proper. By varying the combination of the 8 inverters that are turned on, the output phase can be interpolated at 7 different positions between the two input phases. In this way, the interpolator generates 7 additional phases between its two input phases. This arrangement is to achieve a measurement range of  $0 \sim 100$  °C and a sub-°C measurement resolution.

#### A. Temperature Range

In calibration mode  $(T = T_c)$ , MUX-1 selects the  $N_c$ th buffer in the R-DLL ( $N_c = 164 \sim 195$ ; specific choice of  $N_c$ is variable) to fix the reference delay,  $D_{\rm DLL}$ . Since the delay through the entire 200 buffers of the R-DLL is  $P_0$ ,  $D_{\rm DLL} = P_0 \cdot N_c/200$  (here we assume no phase interpolator, which is to acquire the target resolution, as will be discussed shortly). At the end of the calibration,  $D_{OL} = D_{\rm DLL} = P_0 \cdot N_c/200$ .

In measurement mode,  $D_{OL}$  deviates from  $P_0 \cdot N_c/200$  as temperature is not  $T_c$  any more. Simulations indicate that  $D_{OL}$ varies by ca. 10% as temperature varies from 0 to 100 °C, i.e.,  $\Delta D_{OL} \approx P_0 \cdot N_c/2000$  for  $\Delta T = 100$  °C. The maximum  $\Delta D_{OL}$  is 3.22 ns for  $N_c = 195$ . This variation of  $D_{OL}$  is measured using the R-DLL. Since 32 buffers in the R-DLL are connected to MUX-1, the R-DLL's delay can be varied maximally by  $P_0 \cdot 32/200 = 5.28$  ns. This is larger than the aforementioned 3.22 ns, thus, the temperature measurement range of  $0 \sim 100$  °C is covered.



Fig. 5. Detailed schematic of the DLL-based CMOS temperature sensor.

## B. Temperature Resolution

To attain a sub-°C measurement resolution, consider mapping  $\Delta D_{OL} = 3.22$  ns for  $\Delta T = 100$  °C to a 7-bit digital output. For this,  $D_{\rm DLL}$  should be able to vary with a step of 3.22 ns/2<sup>7</sup> = 25 ps. Since the minimum achievable delay by a single buffer is only about 100 ps, we are to improve the time resolution of the R-DLL. The phase interpolator [34], [35] achieves the fine resolution, by generating additional 7 phases. Owed to this interpolator, the time resolution of the R-DLL, which is given by  $P_0/200/8$ , becomes 20 ps, with which we can attain the 7-bit resolution.

# C. Calibration and Measurement Algorithm

Owed to the phase interpolators, the calibration and measurement algorithm of Section III can be improved, albeit of the same essence, to have finer time resolution. Let us consider, as an example, the calibration mode, with reference to Figs. 5 and 6. In the calibration mode,  $D_{\text{DLL}}$  is held constant by fixing the R-DLL's buffer index N and its phase interpolator index k. The open-loop delay line consists of a total of 512 buffers (indexed as  $M = 1 \sim 512$ ), all connected to MUX-2. The goal of the calibration mode is to identify, for the open-loop delay line, the specific buffer index M and interpolator index k, with which  $D_{OL} = D_{\text{DLL}}$ . We first find M (coarse search), then k (fine search).

In the beginning of the coarse search, M = 1 and k = 8 (the interpolator selects  $\Phi_{c,1}$ , the output of the 1st buffer, as its output



Fig. 6. Calibration algorithm in the presence of the phase interpolator.

phase). M is then increased one by one with k = 8 maintained, until the bang-bang phase detector senses the rising edge of c(t)after the rising edge of d(t) at  $M = M_c$  (see Fig. 6). The  $M_c$ th buffer has been chosen for the open-loop delay line. Now with



Fig. 7. Die micrograph.

this buffer, k is increased one by one from 0 for the fine search, until the bang-bang phase detector once again senses the rising edge of c(t) after the rising edge of d(t) at  $k = k_c$  (see Fig. 6). We have found  $M = M_c$  and  $k = k_c$ , and  $D_{OL}$  has been made equal to the fixed  $D_{DLL}$  within the given resolution. The measurement mode works exactly the same way: at the end of a measurement,  $N_m$  and  $k_m$  for the R-DLL are determined.

In the absence of phase interpolators,  $D_{DLL}$  was given by  $N\Delta_0$ , where N is MUX-1 setting. With the phase interpolator,  $D_{DLL}$  is given by  $\{8(N-1)+k\}\Delta_0/8$ , where N is MUX-1 setting and k is the phase interpolator index. We take  $\{8(N-1)+k\}$  as the digital representation, N', of  $D_{DLL}$ 

$$N' \equiv 8(N-1) + k. \tag{15}$$

Likewise, the digital representation, M', of  $D_{OL}$ , is taken as

$$M' \equiv 8(M-1) + k.$$
(16)

# V. MEASUREMENTS

The temperature sensors were fabricated in 0.13- $\mu$ m digital CMOS. Fig. 7 shows a die micrograph. As metal fills block the view of the active area, its physical layout is shown where it lies. The active area of the pad-limited chip is  $0.12 \text{ mm}^2$ .

A total of 15 chips were measured. Each tested die was placed in a 9-mm MLF 64-pin package, which was inserted into a Plastronics 64-pin MLF socket. The socket was mounted on a printed circuit board. A 1.2 V supply was used. A 30 MHz clock signal (x(t), Fig. 5) is produced by an Agilent 33250A function generator. A National Instrument PCIe-6536 I/O card was used to collect digital outputs. An Envirotronics EnviroFLX500 temperature chamber with control accuracy of  $\pm 1.1$  °C was used for temperature control.



Fig. 8. Measurements with no proper calibration.

#### A. Measurements With no Proper Calibration

We first show the consequence of lack of proper calibration. For this task, we measured only 5 chips, which is sufficient to show the essence. First, one chip was selected and one-point calibration was performed at  $T_c = 50$  °C with a fixed R-DLL reference delay index of  $N'_c = 140(N_c = 18, k = 4)$  [see (15)].<sup>2</sup> $M'_c$  is obtained as a result of the one-point calibration for the selected chip. M' in each of the 5 chips was fixed at this same  $M'_c$ . In other words, only the selected chip was calibrated, while none of the remaining 4 chips was calibrated according to their own process variations. Subsequently, the R-DLL delay index  $N'_m$  was measured for each of the 5 chips, at temperatures from 0 to 100 °C with a step of 10 °C. Fig. 8 shows the results. Due to the lack of proper calibration,  $N'_m$ -versus-T curves are not consistent amongst different chips.

# B. Measurements With Proper Calibration

The next set of measurements were done for a total of 15 chips with proper calibration. One-point calibration was performed for each chip, according to its own process variation, and as a result of calibration, each chip is assigned with its own  $M'_c$ value. After these calibrations,  $N'_m$ -versus-T was measured for each chip. The 15  $N'_m$ -versus-T curves are shown altogether in Fig. 9: as compared to Fig. 8, the curves are more consistent across the 15 chips, and chip-to-chip process variations have been largely removed, which validates the one-point calibration.

Smaller chip-to-chip variations remain in the  $N'_m$ -versus-T curves of Fig. 9. To quantify the corresponding error, we first obtain a master curve from the  $N'_m$ -versus-T curves via a third-order fitting. Deviations of the  $N'_m$ -versus-T curves from the master curve correspond to an error of  $-4.0 \sim 4.0 \,^{\circ}$ C in the range of  $0 \sim 100 \,^{\circ}$ C (see Fig. 10). Part of this error is caused by the aforementioned control uncertainty of  $\pm 1.1 \,^{\circ}$ C of the temperature chamber used [this control uncertainty also accounts for the non-zero error at the calibration temperature 50  $\,^{\circ}$ C (see Fig. 10)]. The remaining error, after factoring out the chamber's control uncertainty, represents the fundamental sensor error caused by the approximate nature of the one-point

 $<sup>^{2}</sup>N_{c}$  actually corresponds to the 18th buffer from the 164th buffer in the R-DLL's VCDL (see Fig. 5), thus, the real  $N_{c}$  is 181 and the real  $N_{c}'$  is 1444. Here and in what follows, we use this re-scaled index scheme for N and N'.



Fig. 9. Measurements of 15 chips after proper calibration for each chip.



Fig. 10. Temperature measurement errors for the 15 chips.

calibration (see Section II). The measurement resolution obtained from the master curve is around 0.66  $^{\circ}$ C per LSB for 7-bit digital outputs.

The comparison of our sensor to the prior delay-based sensors is provided in Section V-D, after presenting the measurement bandwidth and energy of our sensor in the following subsection.

#### C. Data Averaging and Measurement Bandwidth

Jitters (e.g., in the R-DLL) and *ac* variations of supply cause fluctuations in the digital outputs. To minimize resultant errors, the digital outputs can be averaged. Each reported  $N'_m$  in the foregoing subsections is indeed an averaged value: for a given temperature, a single measurement was done at every 2  $\mu$ s, and 100 such single measurements were averaged using an external computer to obtain each of the averaged digital output,  $N'_m$ .

We average 100 measurements for the following reason. As more data are averaged, fluctuations are suppressed more, tending towards a more accurate measurement. This tendency is evident in Fig. 11, where the standard deviation of averaged  $N'_m$  in one chip at one example temperature is shown as a function of the number of measurements taken for averaging. Fig. 11 also shows that averaging more than 100 data will not



Fig. 11. Standard deviation of averaged  $N'_m$  at T = 30 °C in Chip 1 as a function of the number of data points taken for averaging.

reduce the error any further (possibly due to time-correlation of the fluctuations). Thus to minimize the fluctuation error while not wasting unnecessary energy, we chose 100 data points for averaging.

Since a single measurement is done at the rate of 500 kHz, with the averaging of 100 measurements, the effective sampling rate (the rate of obtaining one averaged digital output  $N'_m$ ) is 5 kilo-samples/s. Since the power dissipation of the sensor<sup>3</sup> is 1.2 mW, the energy used to obtain one averaged digital output is 0.24  $\mu$ J. The large measurement bandwidth, with which fast thermal transients can be tracked, and the low energy per averaged sample, are attributed to the DLL-based operation of our sensor.

For one-point calibration which also involves data averaging, it takes 0.5 ms to obtain an averaged  $M'_c$ . In practice, this calibration (including the averaging) is performed only once at production line.

#### D. Performance Comparison to Prior Delay-Based Sensors

Table I compares this work to delay-based temperature sensors with two-point calibration [18]–[22]. For completeness, the table also includes delay-based temperature sensors with onepoint calibration [23], [24], which appeared after the present work was originally reported in [25].

First, our sensor tends towards a larger error than other works, e.g., [18]–[22] with two-point calibration, which is due to the one-point calibration we use. Nonetheless, our accuracy is deemed sufficient for microprocessor thermal profiling [5], [6], [31]–[33]. Additionally, the one-point calibration has the advantage of simplicity and low-cost, which is a desirable feature in the microprocessor application (see Sections I and II).

Second, our sensor using the dual-DLL architecture with multiple delay references achieve a high bandwidth of 5 kilo-samples/s, as we compare the effective sampling rates of the sensors at which errors were actually measured.

 $<sup>^{3}</sup>$ In practice with on-chip averaging, power consumed for averaging must be considered. On-chip averaging can be done with a digital filter with a bandwidth of 500 kHz (measurement rate). We expect the associated power dissipation to be far less than the 1.2 mW.

	# of				Conversion			CMOS
	Calibration	Range	Error	Energy	Rate <sup>a</sup>	Resolution	Area	Process
	Points	(°C)	(°C)	(µJ/sample)	(samples/s)	(°C)	$(mm^2)$	(µm)
This								
Work	1	0~100	$-4.0{\sim}4.0^{b}$	0.24	5k	0.78	0.12	0.13
[18]	2	0~100	$-0.7 {\sim} 0.9$	5	2	0.16	0.175	0.35
[19]	2	$-40 \sim 95$	$-0.8 {\sim} 0.8$	0.45	20	0.523	0.4	0.35
[20]	2	0~75	$-1.5 \sim 0.8$	4.2	2	0.058	N/A (FPGA)	FPGA
[21]	2	$-40{\sim}60$	$-0.6{\sim}0.6$	0.3	5	0.09	0.09	0.35
[22]	2	0~90	$-0.25 \sim 0.35$	18	2	0.09	0.6	0.35
[23] <sup>c</sup>	1	0~100	$-0.7 {\sim} 0.6$	0.18	1	0.133	N/A (FPGA)	FPGA
[24] <sup>c</sup>	1	$-40 \sim 110$	$-2.7 \sim 2.9$	0.0011	366k	0.043	0.0066	0.065

TABLE I Comparison to Other Delay-Based Temperature Sensors

<sup>a</sup> The conversion rates cited are the ones at which the error measurements were done.

<sup>b</sup> With temperature chamber's control uncertainty of  $\pm 1.1$  °C.

<sup>c</sup> These one-point calibration works appeared after the present work was originally reported in [25].

# VI. SENSITIVITY TO STATIC SUPPLY SHIFT—MEASUREMENT AND ANALYSIS

Delay-based CMOS temperature sensors [18]–[24] are prone to high sensitivity to static power supply shift. Our design in this paper does not overcome this issue either. Before concluding this paper, we discuss this problem with explicit measurements of the sensitivity of our sensor to static supply shift, so as to motivate further studies.

When CMOS inverters are used for the open-loop delay line as in this work and [18]–[22], its delay depends directly on  $V_{dd}$ [e.g., (1)]. Therefore, a static difference of  $V_{dd}$  between calibration and measurement can cause large measurement errors (*ac* fluctuations of  $V_{dd}$  are averaged out, as seen earlier). A static shift in  $V_{dd}$  occurs when, for instance, the *IR* drops are different between calibration in production line and measurement at user end.

 $V_{dd}$ 's static shift causes measurement errors as follows. The  $V_{dd}$ -dependence of CMOS inverter's delay is captured entirely by the  $V_{dd}$ -dependence of G(P) in (5). Therefore we rewrite G(P) as  $G(P, V_{dd})$ . If  $V_{dd}$  is the same between calibration and measurement, the normalized delay formula, (9), holds true, and the sensor operates in the way it has been described. Indeed, all measurements in the foregoing subsections were done after ensuring, using an off-chip voltage regulator,  $V_{dd}$  to remain constant to the third significant digit between calibration and measurement. In contrast, if there is a static shift in  $V_{dd}$  between measurement and calibration, the normalized delay formula of (9) is altered to

$$D_{\text{norm}} = \left(\frac{T_c}{T}\right)^{\alpha} \cdot \frac{G(P, V_{\text{dd},m})}{G(P, V_{\text{dd},c})}$$
(17)

where  $V_{dd,m}$  and  $V_{dd,c}$  are supplies for measurement and calibration. The *G*-functions do not cancel, and the normalized delay does not faithfully represent temperature any more.

To measure the impact of the static  $V_{dd}$  shift, we first calibrate a sensor IC at T = 50 °C with  $N'_c = 120$  and  $V_{dd} = 1.200$  V.



Fig. 12. Temperature measurement using a sensor chip after calibration. Supply voltage is varied from the calibration supply of 1.200 V.

We then measure  $N'_m$  for T from 0 to 100 °C, also varying  $V_{dd}$  with a step of 10 mV around 1.200 V. The results are in Fig. 12. Different  $N'_m$ -versus-T curves result, as  $V_{dd}$  is altered. Thus, a change in  $N'_m$  due to a  $V_{dd}$  shift for a fixed T can be misunderstood as a T change. We now quantify this error caused by the static  $V_{dd}$  shift.

The normalized delay is a function of T and  $V_{dd}$ : in (17),  $V_{dd,c}$  is a constant, while  $V_{dd,m}$  is the variable we have just denoted as  $V_{dd}$ . The process variation P is not considered here, as it remains the same in a given chip. The variation of the normalized delay,  $\Delta D_{norm}$ , due to a small temperature change  $\Delta T$ with a fixed  $V_{dd}$  is given by

$$\Delta D_{\rm norm} = \frac{\partial D_{\rm norm}}{\partial T} \Delta T.$$
 (18)

Similarly,  $\Delta D_{norm}$  due to a small supply shift  $\Delta V_{dd}$  with a fixed T is given by

$$\Delta D_{\rm norm} = \frac{\partial D_{\rm norm}}{\partial V_{\rm dd}} \Delta V_{\rm dd}.$$
 (19)



Fig. 13.  $\Delta T = \Delta V_{dd}$  versus T around  $V_{dd} = 1.200$  V.

Therefore,  $\Delta T$  with a fixed  $V_{dd}$  and  $\Delta V_{dd}$  with a fixed T would yield the same  $\Delta D_{norm}$ , if  $\Delta T$  and  $\Delta V_{dd}$  satisfied the following relation:

$$\frac{\Delta T}{\Delta V_{\rm dd}} = \frac{\partial D_{\rm norm}}{\partial V_{\rm dd}} \bigg/ \frac{\partial D_{\rm norm}}{\partial T}.$$
(20)

Using  $\partial D_{\text{norm}}/\partial V_{dd}$  and  $\partial D_{\text{norm}}/\partial T$  extracted from Fig. 12, we plot  $\Delta T/\Delta V_{dd}$  as a function of T in Fig. 13.  $|\Delta T/\Delta V_{dd}|$ is as large as 1.6 °C/mV, i.e., a 1 mV of  $V_{dd}$  shift can be misconceived as a 1.6 °C of temperature change. Hence, our current implementation (and all other delay-based sensors using CMOS inverters as delay elements [18]–[24]) can yield significant errors in the presence of supply shift.

This problem can be potentially solved: 1) by adding a local voltage regulator proximate to the sensor so that  $V_{dd}$  is maintained at the same level between calibration and measurement or 2) by using an open-loop delay line consisting of current-starved inverters, whose delay can be made sensitive to temperature, but much less sensitive to  $V_{dd}$  [36]. Actual design and experimental verification are open to future work.

## VII. CONCLUSION

The recent temperature sensor work in [18]–[22] exploits the temperature dependence of CMOS inverter delays. The work of this paper is an expansion of, and a departure from, the prior delay-based sensor works. The following two main contributions are: 1) operation of the delay-based sensor with simple and low-cost one-point calibration and 2) new architecture using DLLs that enhance measurement bandwidth for fast thermal monitoring. This CMOS temperature sensor with low energy per sample (0.24  $\mu$ J/sample), a high conversion rate (5 kilo-samples/s), and calibration simplicity may be potentially well suited for microprocessor thermal management applications. Its high sensitivity to a static supply shift remains as a problem to address.

#### ACKNOWLEDGMENT

The authors would like to thank Prof. N. Sun of University of Texas, Austin, and M. Cole of Cambridge University for their suggestions, and A. Jain of Cavium Networks for support.

## REFERENCES

- R. McGowen, C. Poirier, C. Bostak, J. Ignowski, M. Millican, W. H. Parks, and S. Naffziger, "Power and temperature control on a 90 nm Itanium-family processor," *IEEE J. Solid-State Circuits*, vol. 41, no. 1, pp. 229–237, Jan. 2006.
- [2] J. Clabes, J. Friedrich, M. Sweet, J. Dilullo, S. Chu, D. Plass, J. Dawson, P. Muench, L. Powell, M. Floyd, B. Sinharoy, M. Lee, M. Goulet, J. Wagoner, N. Schwartz, S. Runyon, G. Gorman, P. Restle, R. Kalla, J. McGill, and S. Dodson, "Design and implementation of the Power5 microprocessor," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 2004, pp. 56–57.
- [3] E. Rotem, A. Naveh, M. Moffie, and A. Mendelson, "Analysis of thermal monitor features of the Intel Pentium m processor," in *Proc. Workshop Temperature-Aware Comput. Syst.*, 2004, pp. 29–35.
- [4] S. O. Memik, R. Mukherjee, M. Ni, and J. Long, "Optimizing thermal sensor allocation for microprocessors," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 27, no. 3, pp. 516–527, Mar. 2008.
- [5] Y. Li, H. Lakdawala, A. Raychowdhury, G. Taylor, and K. Soumyanath, "A 1.05 V 1.6 mW 0.45 °C 3σ-resolution ΔΣ-based temperature sensor with parasitic-resistance compensation in 32 nm CMOS," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 2009, pp. 340–341.
- [6] E. Saneyoshi, K. Nose, M. Kajita, and M. Mizuno, "A 1.1 V 35 μm × 35 μm thermal sensor with supply voltage sensitivity of 2 °C/10%supply for thermal management on the SX-9 supercomputer," in *Proc. IEEE Symp. VLSI Circuits*, 2008, pp. 152–153.
- [7] H. F. Hamann, A. Weger, J. A. Lacey, Z. Hu, P. Bose, E. Cohen, and J. Wakil, "Hotspot-limited microprocessors: Direct temperature and power distribution measurements," *IEEE J. Solid-State Circuits*, vol. 42, no. 1, pp. 50–65, Feb. 2007.
- [8] R. C. Dobkin, "Monolithic temperature transducer," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 1974, pp. 126–127.
- [9] T. Verster, "P n junction as an ultralinear calculable thermometer," *Electron. Lett.*, vol. 4, no. 9, pp. 175–176, May 1968.
- [10] M. A. P. Pertijs, K. A. A. Makinwa, and J. H. Huijsing, "A CMOS smart temperature sensor with a 3σ inaccuracy of ±0.1°C from -55 °C to 125 °C," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2805–2815, Dec. 2005.
- [11] A. Bakker, "CMOS smart temperature sensors—An overview," Proc. IEEE Sensors, vol. 2, pp. 1423–1427, Jun. 2002.
- [12] M. A. P. Pertijs, A. Niederkorn, X. Ma, B. McKillop, A. Bakker, and J. H. Huijsing, "A CMOS smart temperature sensor with a 3σ inaccuracy of ±0.5 °C from -50 °C to 120 °C," *IEEE J. Solid-State Circ.*, vol. 40, no. 2, pp. 454–461, Feb. 2005.
- [13] M. A. P. Pertijs, C. M. Meijer, and J. H. Huijsing, "Precision temperature measurement using CMOS substrate PNP transistors," *IEEE Sensors J.*, vol. 4, no. 3, pp. 294–300, Jun. 2004.
- [14] A. Bakker and J. H. Huijsing, "Micropower CMOS temperature sensor with digital output," *IEEE J. Solid-State Circuits*, vol. 31, no. 7, pp. 933–937, Jul. 1996.
- [15] M. A. P. Pertijs, A. Bakker, and J. H. Huijsing, "A high-accuracy temperature sensor with second-order curvature correcton and digital bus interface," in *Proc. IEEE Int. Symp. Circuits Syst.*, 2001, pp. 368–371.
- [16] D. E. Duarte, G. Geannopoulous, U. Mughal, K. Wong, and G. Taylor, "Temperature sensor design in a high volume manufacturing 65 nm CMOS digital process," in *Proc. IEEE CICC*, 2007, pp. 221–224.
- [17] M. Tuthill, "A switched-current, switched-capapcitor temperature sensor in 0.6-µm CMOS," *IEEE J. Solid-State Circuits*, vol. 33, no. 7, pp. 1117–1122, Jul. 1998.
- [18] P. Chen, C.-C. Chen, C.-C. Tsai, and W.-F. Lu, "A time-to-digitalconverter-based CMOS smart temperature sensor," *IEEE J. Solid-State Circuits*, vol. 40, no. 8, pp. 1642–1648, Aug. 2005.
- [19] P. Chen, C.-C. Chen, T.-K. Chen, and S.-W. Chen, "A time domain mixed-mode temperature sensor with digital set-point programming," in *Proc. IEEE CICC*, 2006, pp. 821–824.
- [20] P. Chen, M. C. Shie, Z. Y. Zheng, Z. F. Zheng, and C. Y. Chu, "A fully digital time-domain smart temperature sensor realized with 140 FPGA logic elements," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 12, pp. 2661–2668, Dec. 2007.

- [21] C. C. Chen, P. Chen, A. W. Liu, W. F. Lu, and Y. C. Chang, "An accurate CMOS delay-line-based smart temperature sensor for low-power low-cost systems," *Meas. Sci. Technol.*, vol. 17, no. 4, pp. 840–846, Apr. 2006.
- [22] P. Chen, C.-C. Chen, Y.-H. Peng, K.-M. Wang, and Y.-S. Wang, "A time-domain SAR smart temperature sensor with curvature compensation and a 3σ inaccuracy of -0.4 °C ~ +0.6 °C over a 0 °C to 90 °C range," *IEEE J. Solid-State Circuits*, vol. 45, no. 3, pp. 600–609, Mar. 2010.
- [23] P. Chen, "All-digital time-domain smart temperature sensor with an inter-batch inaccuracy of 0.7 °C-0.6 °C after one-point calibration," *IEEE Trans. Circuits Syst. I, Reg. Papers* vol. 58, no. 5, pp. 913–920, Jun. 2011.
- [24] K. Kim, H. Lee, S. Jung, and C. Kim, "A 366 kS/s 400 uW 0.0013 mm<sup>2</sup> frequency-to-digital converter based CMOS temperature sensor utilizing multiphase clock," in *Proc. IEEE CICC*, 2009, pp. 203–206.
- [25] K. Woo, S. Meninger, T. Xanthopoulos, E. Crain, D. Ha, and D. Ham, "Dual-DLL-based CMOS all-digital temperature sensor for µ processor thermal monitoring," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 2009, pp. 68–69.
- [26] T. Demassa and Z. Ciccone, *Digital Integrated Circuits*. New York: Wiley, 1996.
- [27] R. J. Baker, H. W. Li, and D. E. Boycee, CMOS Circuit Design, Layout, and Simulation. Piscataway, NJ: IEEE Press, 1998.
- [28] K. R. Laker and W. M. C. Sansen, Design of Anaolog Integrated Circuits and Systems. New York: McGraw-Hill, 1994.
- [29] Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
- [30] R. Pierret, Semicond. Dev. Fund. : Addison Wesley, 1996.
- [31] Advanced Micro Devices, Inc., Santa Clara, CA, "AMD Functional Data Sheet, 940 Pin Package 31412, Rev. 3.05," Jun. 2004.
- [32] D. Marsh, "Silicon sensors harness thermal management," *Electron. Design, Strategy, News.*, pp. 43–55, Dec. 2003.
- [33] V. Szekely, C. Marta, Z. Kohari, and M. Rencz, "CMOS sensors for on-line thermal monitoring of VLSI circuits," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 5, no. 3, pp. 270–276, Sep. 1997.
- [34] S. Sidiropoulos and M. Horowitz, "A semidigital dual delay-locked loop," *IEEE J. Solid-State Circ.*, vol. 32, no. 11, pp. 1683–1692, Nov. 1997.
- [35] G. Wei, J. Kim, D. Liu, S. Sidiropoulos, and M. Horowitz, "A variable-frequency parallel I/O interface with adaptive power supply regulation," *IEEE J. Solid-State Circuits*, vol. 35, no. 11, pp. 1600–1610, Nov. 2000.
- [36] D. M. Dreps, F. D. Ferraiolo, D. J. Friedman, S. Kim, R. J. Reese, H. Saenz, and M. A. Sperling, "Power supply insensitive delay element," U.S. Patent 0176096 A1, Aug. 10, 2006.



**Kyoungho Woo** received the B.S. degree from Seoul National University, Seoul, Korea, in 1999, and the M.S. degree from Stanford University, Stanford, CA, in 2004, all in electrical engineering, and the Ph.D. degree in engineering sciences from Harvard University, Cambridge, MA, in 2009.

In 2003, he was with the Timing Design Group, Sun Microsystems, Sunnyvale, CA, where he developed timing analysis codes for the Ultraspac III microprocessor. In 2006 and 2007, he worked with an Analog Design Team, Cavium Networks, Marlbor-

ough, MA, as a part-time employee, where he developed a multi-standard highspeed serial link transmitter. His Ph.D. thesis work at Harvard University was in the area of analog and mixed-signal integrated circuits design, with special emphasis on phase-locked loop (PLL) frequency synthesizers and delay-locked loop (DLL)-based time-domain temperature sensors. He is currently with the Boston Consulting Group, Seoul, Korea.

Dr. Woo was a Fellow of the Korea Foundation for Advanced Studies, and was a recipient of the Analog Devices Outstanding Student Designer Award in 2006.



**Scott Meninger** (M'96) received the B.S. degree in electrical engineering and computer science from Boston University, Boston, MA, in 1996, and the S.M. and Ph.D. degrees in electrical engineering and computer science from the Massachusetts Institute of Technology, Cambridge, MA, in 1999 and 2005, respectively.

From 1996 to 1997, he designed clean-room test equipment for Vicor Corporation, Andover, MA. From 1999 to 2001, he was with National Semiconductor's East Coast Laboratories Design Center,

Salem, NH, where he designed high-accuracy digital temperature sensors. Since May 2005, he has been with Cavium Networks, Marlborough, MA, where he designs high-performance mixed-signal circuits, such as multi-standard series I/O, for use in network microprocessors. He is currently the director of the analog/mixed signal design team at Cavium's Marlborough, MA Design Center.



Thucydides Xanthopoulos (S'91–M'95) received the B.S., M.S., and Ph.D. degrees from the Massachusetts Institute of Technology, Cambridge, in 1992, 1995, and 1999, respectively.

From 1999 to 2001, he was a Consulting Engineer with the Alpha Microprocessor Group, Compaq Computer, where he designed the clock distribution network for the EV7 microprocessor. Since 2001, he has been with Cavium, Marlborough, MA, where he is involved in the design of high speed and low power digital and analog circuits. He is the editor and co-au-

thor of Clocking in Modern VLSI Systems (Springer, 2009).



**Dongwan Ha** (S'08) received the B.S. degree in electrical engineering from Seoul National University, Seoul, Korea, in 2003, and is currently pursuing the Ph.D. degree in engineering sciences from Harvard University, Cambridge, MA.

From 2003 to 2006, he was with Maxoncic Corporation, Seoul, Korea, where he designed clock synchronization units for wireless base stations. His research interests include integrated nuclear magnetic resonance (NMR) sensors for petroleum exploration, and mixed-signal and radio frequency

circuit design.

Mr. Ha was a recipient of the 2009 Analog Devices Outstanding Student Designer Award.



Ethan Crain received the B.S. and M.Eng. degrees in electrical engineering and computer science from the Massachusetts Institute of Technology (MIT), Cambridge, in 1995 and 2004, respectively.

From 1996 to 1998, he was a Device Engineer for National Semiconductor. From 1998 to 2003, he was a Staff Designer with Fairchild Semiconductor's Interface Group working on the LVDS backplane product family. From 2005 to 2007, he was with Silicon Laboratories working as a Senior Design Engineer in the Wireline Division. Since 2007,

he has been with Cavium Networks, Marlborough, MA, where his work is currently focusing on the design and implementation of high-speed SER/DES links.



**Donhee Ham** (S'99–M'02) is from Busan, South Korea. He received the B.S. degree (*summa cum laude*) in physics from Seoul National University, Seoul, Korea, in 1996, and the Ph.D. degree in electrical engineering from California Institute of Technology, Pasadena, in 2002.

Following a year and a half of mandatory service in the Republic of Korea Army, he went to Caltech for graduate training in physics. There he worked on general relativity and gravitational astrophysics under Professor Barry Barish. His doctoral work

examined the statistical physics of electrical circuits. He is Gordon McKay Professor of Applied Physics and of Electrical Engineering Department, Harvard University, Cambridge, MA, where he has been with the School of Engineering and Applied Sciences since September 2002. His work experiences include Caltech-MIT Laser Interferometer Gravitational Wave Observatory (LIGO), IBM T. J. Watson Research, and Consulting Visiting Professorship at Pohang University of Science and Technology (POSTECH). His current research interests include plasmonic circuits using interacting electrons in low dimensions and solid-state and biological systems interface.

Dr. Ham was a recipient of the IBM Doctoral Fellowship, Li Ming Scholarship, IBM Faculty Partnership Award, IBM Research Design Challenge Award, and the fellow of the Korea Foundation of Advanced Studies. He shared Harvard's Hoopes prize with William Andress. He was recognized by MIT Technology Review as among the world's top 35 young innovators in 2008 (TR35), for his group's work on CMOS RF biomolecular sensor utilizing nuclear spin resonance to pursue disease screening and medical diagnostics in a low-cost, hand-held platform. He graduated with the Valedictorian Prize as well as the Presidential Prize, ranked top 1st across the Natural Science College, and also with the Physics Gold Medal (sole winner). He won the Charles Wilts Prize awarded for the best thesis in electrical engineering. He was on the IEEE Conference Technical Program Committees including the IEEE International Solid-State Circuits Conference (ISSCC) and the IEEE Asian Solid-State Circuits Conference (ASSCC), advisory board for the IEEE International Symposium on Circuits and Systems (ISCAS), International Advisory Board for the Institute for Nanodevice and Biosystems, and various U.S., Korea, and Japan industry, government, and academic technical advisory positions on subjects including ultrafast electronics, science and technology at the nanoscale, and convergence of information technology and biotechnology. He served as a guest editor for the IEEE JOURNAL OF SOLID-STATE CIRCUITS (January 2009 special issue) and was a co-editor of CMOS Biotechnology (Springer, 2007). He is an associate editor for IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS.